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With the increasing availability and use of 16-
bi t microprocessors, the 16-bit data bus is becoming 
more prevalent. However, many peripheral devices 
such as printers and tape/disk drives still require 
an 8-bit data bus for their interface. 
This paper will explain how an Intel 8051 
microcontroller may be used to interface a 16-bit 
data bus to a peripheral requiring an 8-bit data 
bus. A FIFO is used to buffer data from a 16-bit 
processor so that efficient use of processing time 
is maintained. The 8051 is used to control the 
peripheral and data transfer. 
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I. INTRODUCTIOO 
This research paper is an evaluation of the Intel 8051 
rnicrocontroller. This evaluation is aca::xnplished by analyzing 
the 8051 fran three different aspects. First, its features are 
studied and an 8048 microcontroller CCXTiparison is included. 
Then sare current and tnssible applications are discussed. Thirdly, 
the design of a specific application is described step by step 
and then tested for performance. 
In the derconstration, a first-in first-out (FIFO) storage 
device along with 16-bit to 8-bit data conversion is used to 
a::xnplenent the 805l's performance and capabilities. A Centronics 
Interface compatible printer (Data Products M-200) is controlled 
by the 8051 and the data to be printed originate at a 16-bit 
bus. The FIFO, Monolithic ~ries' 67401, serves as a buffer 
between the 16-bit bus and .the printer/controller. 
An obj~ve evaluation of the 805l's capabilities and 
perfonnance is included in the conclusion. Detailed test 
circuit schematics, flav charts and program listings are 
included in this paper. And finally, specifications for the 
67401 FIFO and the M-200 Centronics compatible interface are 
included for convenient reference. 
II. 8051 DESCRIPI'IOO AND 8048 CCMPARISCN 
The 8051 is an 8-bit micrcxxmtroller with features that allav 
it to be used in a wide variety of applications, soma of which 
will be discussed in the next chapter. The 8051 contains 4K 
bytes of programnerory (RCM) and 128 bytes of data nercory (RAM)." 
There are four 8-bit input/output ports where each bit may be 
used as either an input or an output. Two 16-bit progranmable 
tilter/event counters are available and provide two of five 
possible sources of interrupt. External events may be used to 
interrupt the 8051 via the INT¢ and INTl pins. A full-duplex 
serial I/O port generates an interrupt at the crnpletion of 
transmission or reception of one serial frarre of bits. The 
8051 may be considered to be a Boolean p~ssor with its set 
of bit-orientated instructions (set, clear, canplenent, an.Q, 
or, nove and jump-on bit). Vben a 12 MHz crystal is used, nost 
instructions can execute in 1 microsec. A block diagram of 
the 8051 is shCMil in figure 1 (1, 2, 3). 
The program and data rrenory may be expanded externally to 
provide up to 64K-bytes for each. 
Since Intel's 8048 is the 8051 predecessor it is beneficial 
to make a c:xrnparison of these two oontrollers. Table 1 
shcMs a carparison of sare features which would be considered 
for various applications (1, 2). 





















































































































































































2. 5 )lSeC 
Two Sources 
Single level Priority 
REGISTERS Two 8-Register Banks 
FULL-DUPLEX No 
SERIAL CHANNEL 
MULTIPLY & DIVIDE No 
INSTRUCT I CNS 










Two level Priority 





The pulsing of a particular signal via software is a camon 
practice in controller applications. It is therefore worthwhile 
to make a c::x:nparative evaluation of the software required for 
this practice. 
If it is desired that bit 1 of port 1 be pulsed, the follaving 
routine would be required if the 8048 were used: 
ORL Pl,#OlH 
ANL Pl,#OFEH 
Since these are 2-cycle instructions, there would be a 10.0 
microsecond execution tine. 




'!his would result in a 2.0 microsecond execution tine since 
these are 1-cycle instructions. Therefore, a pulse could be 
generated five tines faster by the 8051 than by the 8048. 
It should be noted that the bit-orientated instructions greatly 
enhance the 8051 instruction set. 
Another ccmron practice in controller applications is 
the output of data to a port. The data nru.st go through the 
accumulator when using the 8048, whereas it can be output 
directly to the ix>rt when using the 8051. This corrparison is 
shown belav-. 
8048 . 8051 




4 cycles = 10.0 microsec. 2 cycles = 2.0 microsec. 
The 8051 is a rrore pc:Merful controller than the 8048, but 
each application nmst be evaluated to determine if the additional 
8051 features are beneficial. Various application ix>ssibilities 
will be discussed in the next chapter. 
III. 8051 APPLICATIOO- POSSIBILITIES 
'lhe possible applications for an 8051 are virtually limit-
less. A few of the nore carm::>n applications will be discussed 
in this chapter. 
Since the 8051 has all the capabilities of the 8048, it 
can be used as a replacercent for the 8048. 'llris replacement 
may be desired when the application c6de in the 8048 expands 
beyond lK bytes or when faster cx:rle execution is needed. One 
CXJimon use of the 8048 is a control p:rc:cessor for a bar-ccrle 
scanner (4, 5, 6). Acting as a slave to a host carputer, 
the data can be sent in an 8-bit parallel fonnat or in a serial 
fonnat such as RS-232-C. For a parallel fonnat, the 8051 could 
serve as a replacenent.when an increased baud rate is desired. 
In the case where serial format is desirable, the 8051 could 
replace the 8048 by utilizing its serial port (RXD, TXD) 
capabilities shCMn in figure 2 (3). A write to the Special 
Function Register, SBUF, loads the transmit register while 
a read accesses a separate receive register. Another Special 
Function Register, SCOO, is used to establish a desired 
operating nnde: ( a) r-t:rle o - 8 data bits transmitted/ 
received at a baud rate of 1/12 the oscillator frequency 
(max. = lMHz). ( b) M:Xie 1-10 bits transmitted/received 











































































































































which include a start bit, 8 data bits, and a stop bit. The 
baud rate is variable fran 122 to 31,250 bits per second. 
( c) M:>de 2-11 bits transmitted/received which include a 
start bit, 8 data bits, a prograrnnable 9th data bit, and a 
stop bit. The baud rate is set for 1/32 or 1/64 of the 
oscillator frequency. ( d ) M:xle 3-11 bi ts transmitted/ 
received sarre as for r.bde 2. The baud rate is variable, sarre 
as for M:>de 1 (1). 
Keyboard scanning and display control can be accanplished 
through the use of an 8051 (2). To nore fully utilize its 
potential the 8051 could be delegated additional control and/or 
ccmmmication responsibilities. A 24-hour banking station is 
an exarrple of this application. The 8051 scans the keypad 
and updates the display based upon the custorrer's entry. 
M:anwhile, the 8051 and a host ccmputer relay the pertinent 
accotmt infonnation. A printout of the transaction could 
also be generated through the 805l's control. A possible 
configuration for a 24-hour bank station control system is 
shCMn in figure 3. A detailed design of this particular 
application .is not the purpose of figure 3. Instead, the 
flexibility of the 8051 is denonstrated by pennitting a wide 
variety of peripherals to be controlled on a tirre-shared 
basis. When the 8051 I/O ports are exhausted, .a port expander 
(8243) may be attached. The 8243 uses six I/O pins fran the 







































































































































































can be used to nonitor status of the peripherals and interrupts, 
INr¢ and INTl, can be used for priority conditions. RXD 
and TXD can be connected to a peripheral which uses a serial 
interface. 
Other applications for the 8051 include tape and disk 
transport controllers. Tape and disk i;ositions can be noni-
tored while data and transport are controlled. Direction, 
notion, speed, and read/write select are examples of the con-
trollers responsibilities. 
A brief. list of current in use applications for the 
8048 and 8 O 51 controllers includes micrc:Mave oven control, 
aut:crcotive carburetor feedback control, gas pump control, 
autarotive dashboard control, washing roaching control, traffic 
light control, and heating control (1, 2). 
Most, if not all of the applications discussed and nen-
tioned in this chapter mak~ use of 8-bit and/or serial data 
carmunication.. The increasing use of 16-bit prcx:Essors and 
the 16-bit data bus should be oonsidered in oonjunction with 
the various 8-bit orientated peripheral control applications 
(7, 8). This will be accanplished through a specific design 
in the next chapter. 
TV. DESCRIPrION OF SYSTEM 
A detailed description of an 8051 application is presented 
in this chapter. A FIFO buffering technique (9, 10) is used 
to CC1T1plenent the features of the 8051 while being used as 
a printer controller. The FIFO is used to link a 16-bit data 
bus to the controller which transfers 8-bit data to the printer. 
The widely used Centronics Interface links the controller to 
the printer (7) • A block diagram of the system is shCMn in 
figure 4. The principal objective of this system is to max-
imize the data transfer rate to the printer while minimizing 
the 16-bit bus access tine. Monolithic Menories' 67401 FIFO 
can be used to provide a 10 MHz data rate fran the 16-bit 
bus (11) • It is therefore possible for 64 words, 128 bytes, 
to be stored in the FIFO in 6. 4 microseconds. The FIFO not 
only allCMS high speed data reception and storage but it also 
serves as a 16 to 8 bit data converter. The 67401 is a 
64X4 FIFO which neans that four are required to achieve the 
desired word. width. At the 16-bit data bus input, the FIFO 
ftmctions as a 64Xl6 device wtien fu.e "input ready" (IR) 
signals are anded together and the "shift-in" (SI) control is 
a camon signal for each of the four FIFO segments. At the 























































































































































"output ready" (OR) and "shift-out" (SO) lines that are 
rronitored and controlled by the 8051. A detailed specification, 
including timing diagrams, for the 67401 can be found in 
Appendix C. During optimum operation conditions, the 16-bit 
data bus controller rronitors the carbined "output ready" 
signals and shifts in a 64 word burst of data when the FIFO 
is empty. The order of desired print is as fella.vs: 
UPPER BYTE IavER BYTE 





• ,__.,- 5th 
2nd W:>rd 4th 3rd 
1st Byte 
1st W:>rd 2nd 'lb Be 
Printed 
The 8051 alternates shifting out the la-Jer·byte fran the first 
64X8 FIFO and then the upper byte fran the second 64X8 FIFO. 
Separately enabled drivers, LS244s (12) are selected by the 8051 
as to which byte is sent to the printer or to the 8051. Since 
the output data of the F!FO remains valid as long as "shift-
out" is active, this sane signal can be used for the driver 
enables. 
Port assign:rrent is an inp:>rtant consideration .when using 
the 8051 in a particular design. The signals with the rro:re 
15 
critical timing cxmstraints are considered first. The timing 
diagram in figure 5 shCMs the nore cirtical signals during 
transfer for the Centronics - Conpatible Interface (13). 
The "data strobe" is generated by the 8051 and cannot be 
greater than 1.0 microsecond which rreans that setting and 
clearing a pin is not practical. Also to rraximize the data 
transfer rate a 0.5 microsecond pulse is desired. By using 
the write pulse at pin 6 of p::>rt 3 this 0.5 microsecond 
"data strobe" is achieved. The write pulse is generated 
during a data rrerrory write cycle as shC1N11 in figure 6 (3). 
The mininrum WR pulse width= (6) (P)-100 nanoseconds, where 
"P" is the oscillator period. A 10 MHz oscillator is there-
fore needed for a 0 • 5 microsecond WR pulse. Since port 0 
is a rmtltiplexed address and data port, it cannot serve as 
the data port to the printer due to insufficient setup tine. 
Port 2 is used as an address p::>rt when an external data rrerrory 
rrove ccmnand occurs for a 16-bit address. For this particular 
application, only 8-bit external· data rrem:>ry nove ccmnands are 
used. Hence, either i;ort l or p::>rt 2 nay be used as the data 
p::>rt. Having selected port l for the data port, port 2 is 
used to rronitor and control signals with minor timing re-
strictions. 
The "acknCMledge" pulse generated by the printer ImJSt be 





















































































































































































































































































































this pulse has a minimum duration of 3 microseconds, a pin 
can be sampled using a bit instruction such as "JB P3.4,$". 
This is a two cycle instruction, 2.4 microseconds, that allCMs 
program execution to continue when pin 4 of port 3 goes lCM. 
"AcknCMledge" should not be used to generate an external 
interrupt since the service routine would cause needless delay. 
If a "Fault" occurs during a data transfer then the 
8051 should stop the transfer. This condition takes place 
when the printer is out of paper, the shuttle is not noving, 
or when the printer is deselected. The "Fault" signal is 
assigned to the INTl external interrupt location at pin 3 
of port 3. 
The remaining Centronics Interface signals have less 
critical timing restrictions so they are assigned to the 
follCMing arl:>itrary locations: 
Pin o of Port 3 - "Input Prirre" (Generated by the 8051 to 
clear the printer buffer and initialize 
the interface logic) 
Pin 1 of Port 3 - "Select" (Generated by the printer when it 
is on line and ready for data transfer) 
Pin o of Port 2 - "Busy" (Generated by the printer when it is 
tmable to receive print or fo:rmat data) 
Pin 1 of Port 2 - "PE" (Generated by the printer when it is 
out-of-paper) 
If it is desired that one of the internal counters of 
the 8051 be used to rronitor the arrount of data transferred 
then the "acknCMledge" signal can be attached to TO or Tl 
of port 3. For a detailed description of the Centronics -
Caripatible Interface, see Appendix D. 
19 
The FIFO output control and the 8-bit data path control 
is accomplished with port 2 locations. Port 0 has not been 
delegated any control responsibilities primarily due to its 
data/address multiplexing during the external rrerrory rrove 
ccmnands. Therefore, port 0 is available if the capabilities 
of this control system need to be expanded. For example, 
if it is desired that the 8051 read data from rerrote nerrory 
then the RD signal, pin 7 of port 3, can be used with port 0 
as shCMn is figure 7 (3). Data bytes can be read from 256 
separately programable nerrory locations. 
Both the 8051 and the FIFO may be externally reset if an 
error occurs or if complete initialization is desired. The 
FIFO "master reset" clears the FIFO while the 8051 "reset" 
initializes the program counter to zero and sets all I/O 
port locations to 1. 
A logical control program sequence for the FIFO/ 
Centronics Interface is shCMn by the flavchart in figure 8. 
Hc:Mever, when this sequence is used, needless delays occur 









































































































GENERATE "DATA STROBE" 







PULSE "INPUT PRIME" 
'ID RESEr PRINTER 
CALL SELGEN 






GENERATE ''DATA STROBE'' 




FlCMChart of logical control sequence 
22 
sequence is rrodif ied for reduced delay as shCMn by the flow-
chart in figure 9. The SELGEN, "Select" generation, subroutine 
selects the printer by sending a Hex 11 over the data lines. 
Once ''select'' is received, SEI.GEN enables the ''fault'' inter-
rupt which occurs whenever "select" goes inactive. A flCM-
chart for SELGEN subroutine is shCMn in figure 10. A list-
ing of the code generated fran figures 9 and 10 follCMs 
those flCMcharts. 
If the data to be printed are hex data (i. e. ~ - F) 
then the storage capacity of the FIFO can be doubled. Nib-
bles can be converted into ASCII equivalents for the hex 
values to be printed. Table 2 shCMs the required conversion 
and a conversion routine is shCMn by the flCMchart in figure 
11. The corresponding code follCMs the flCMchart. 
INITIALIZATION 
PULSE ''INPUT PRIME'' 















tIBl~U\TE ''DATA STROBE'' 
PULSE USING MJVX 
INSTRUCTION 
Figure 9. Flowchart of reduced delay sequence 
SEU;EN 
OUTPUT "SELEX:T'' 
Rm.JEST ( llHEX) 
TO PORT 1 
GENERATE "DATA STROBE" 
PUI..SE USING IDVX 
INSTRUCTION 
START 75 MSOC 
FAILSAFE TIMER 
DISABLE TIMER 







Figure 10. FlCMChart for SELGEN ("Select" generation) subroutlne 
~SIS-II MCS-51 MACRO ASS£HBLER Vl.O 
OBJECT MODULE PLACED lN : F 4 :TRONI C. HEX 
25 






























































8051 FIFO/CENTRONICS CONTROLLER 
FEB. 11 1983 
EEL 6918 <GRADUATE RESEARCH> 










INPUT PIN DECLARATIONS 
BUSY BIT P2.0 
PE BIT P2.1 
ORDY BIT P2.2 
UBOF< BIT P2.3 
SELECT BIT P3.1 
EX BIT P3.2 
FAULT BIT P3.3 
ACKNL6 BIT P3.4 
iBUSY FROH PRINTER CLOW TRUE> 
if'APER EMPTY <LOW TRUE> 
iFIFO OUTPUT READY CLOW TRUE> 
iFIFO UPPER BYTE OUTPUT READY (LOW TRUE> 
iSELECT FROH PRINTER CLOW TRUE> 
iEXECUTE kEDUEST <LOW TRUE> 
iFAULT FROH PRINTER <LOW TRUE> 
iACKNOHLED6E FROH PRINTER CHIGH TRUE> 











iLOWER BYTE SHIFT OUT CLOW TRUE> 
HIPPER BYTE SHIFT OUT CLOW TRUE> 
iINPUT PRIME TO PRINTER CLOW TRUE> 
iDATA STkO~E TO PRINTER <LOW TRUE> 




***** 40 iHIH INTERRUPT SEVICE ROUTINES ***** 41 iHlfH 
***** 42 i***************************************'*********************** 43 iflffflllllllllllfllllllllflllllllllflllllllflllllllllllllllllll 
44 
45 
0000 46 ORG OOH 
0000 0143 47 AJHP INH iGO TO INIT AT kESET 
48 
49 j 
so iHHI INTO INTERRUPT SERVICE ROUTINE ****************** 51 
0003 52 ORG 03H iEXECUTE INTERRUPT ROUTINE 
0003 C2AF 53 CLR EA iDISABLE INTERRUPTS 
0005 C2A8 54 CLR EXO iDISABLE EXTERNAL INTERRUPT 0 
0007 0171 55 AJHP CONT iCONTINUE 
56 
57 j 
SB jHHI TIHEk 0 INTERRUPT SEJ<VICE ROUTINE HHlfHHIHIH 
59 
00011 60 OJ<G OBH i40HSEC TIMEk ROUTINE 
OOOB C2AF 61 CLR EA . iDISABLE INTERRUPTS 
OOOD C2A9 62 CU< ETO iDISABLE TIHEJ< 0 INTERRUPT 
OOOF C28C 63 CLR TRO iDISABLE TIHER 0 
0011 015£ 64 AJHP EXEC iNAIT FDk EXECUTE REDUEST 
65 
66 . I 
67 jHIH INT1 INTERRUPT SERVICE ROUTINE ****************** 
68 
0013 69 ORG 13H ;·FAULT. INTEkkUPT ROUTINE 
0013 C2AF 70 CLR EA iDISABLE INTERRUPTS 
0015 0182 71 AJHP INTRET i60 TO lNTRET 
72 
73 j 
74 jHHI TIMER 1 INTERRUPT SERVICE ROUTINE *'************* 
75 
001B 76 ORG 1BH i75"SEC TIMEJ< ROUTINE 
001B C2AF 77 CLR EA iDISABLE INTERRUPTS 
001D C2AB 78 CLR Ell iDISABLE TIHER 1 INTERRUPT 
001F C28E 79 CLR TR1 iDISABLE TIMER 1 
0021 0171 80 AJHP CONl iCONTINUE 
81 
82 i 
8l +1 SEJECT 
LOC OBJ LINE SOURCE 27 
84 jffllffllfllllllllllllllllllflllllllflllllflllllllllllllllllllll 
85 iHIH ***** 86 iHHI INITIALIZATION: THIS ROUTINE SETS UP 1/0 ***** 87 iHHI PORTS1 ~WAITS EXECUTION REQUEST1 AND RESETS ***** BB ;11111 THE PRINTER, 
***** 89 i***** 
***** 90 i***************'****************'***'*****'********'*********** 91 
92 
0043 93 ORS 43H 
0043 74FF 94 rnn: HOV A1IOFFH iSET UP 1/0 PORTS 
0045 f 590 95 HOV Pl1A 
0047 FSAO 96 HOV P21A 
0049 F5BO 97 KOV P31A 
004ll 758911 98 HOV TtfOIJ1111H iTIMERS 0 & 1 SET AT 16-BITS 
004E C2BO 99 CLR INPRI iSET .INPUT PRIME. 
0050 758AC9 100 HOV TL0110C9H iWITH 40HSEC IN TI"ER 0 
0053 758C7D 101 HOV TH01107DH 
0056 B2A9 102 SEU ETO iENABLE TIHE~ 0 lNTEkRUf'T 
0058 D2AF 103 SETB EA iENABLE INTERRUPTS 
OOSA D28C 104 SETB TT<O iSTART TIHEk 0 
OOSC BOFE 105 SJHP $ iWAIT FOR TIHEOUT 
OOSE D21JO 106 EXEC: SEllf INf'f\1 iREHOVE ·1NPUT PT<IHE. 
0060 758107 107 HOV SP1107H iRESET STACK POINTER 
0063 90006B 108 HOV DP1'k11RET1 iSEr UP NEW lNTEf<kUPT RETURN 
0066 C082 109 PUSH DPL 
0068 COB3 110 PUSH DPH 
006A 32 111 RETI iRETURN FROH INTERRUPT 
00611 D2AB 112 RET1: SETIJ EXO iENABLE EXECUTE INTkkUPT 
006D D2AF 113 S£TB EA iEHABLE INTERRUPTS 
006F BOFE 114 SJHP $ iNAIT FOk EXECUTE REUUEST 
0071 758107 115 CONT: MOU SP1107H iRESET STACK POINTER 
0074 90007C 116 HOV DPTl'<11f<ET2 iSET UP NEW INTERkUPT f<ETURN 
0077 C082 117 PUSH DPL 
0079 C083 118 PUSH DPH 
007B 32 119 RETI 
007C 11C9 120 RET2: ACALL SELGEN iGENERATE ·sELEcr· 
007E D2AF 121 SETB EA iENABLE INTERRUPTS 
0080 01AB 122 AJHP CKFIFO iSTART TRANFER 
123 +1 $EJECT 
28 
LOC OBJ LINE SOURCE 
124 ;11111 CHECK FIFO STATUS FOk .FAULT. INTERRUPT 
********* 125 
0082 DOB3 126 INTRET: POP Df'H iREHOVE ADDRESS NHEJ<E INTEkkUPT OCCURED 
0084 D082 127 POP DPL iLOWER BYTE OF ADDRESS IN DPL 
0086 AC82 128 HOV R41DPL iSAVE LOWEk BYTE IN k4 
0088 900090 129 KOV DPTR11RET3 iSET UP NEW INTERRUPT RETURN 
OOBB C082 130 PUSH DPL 
OOBD C083 131 PUSH DPH 
OOBF 32 132 RETI 
0090 9000AE 133 RET3: HOV DPTR1INEXT iFIND WHERE INTERRUPT OCCURED 
0093 E582 134 HOV A1Df'l 
0095 C3 135 CLR c 
0096 9C 136 SUBli A1R4 iC-OHPARE .NExr· ADD. TO INTEkkUf'T ADD. 
0097 SOOF 137 JNC CKFIFO iJUHP IF INTERRUPT ADD. =< .NEXT. 
0099 9000119 138 tf OV DPTk1ICHECK 
009C E582 139 HOV fuDPL 
009E CJ 140 CLR c 
009F 9C 141 SUBB A1R4 iCOHPARE ·cHEcK· ADD. TO INTERRUPT ADD. 
OOAO 4006 142 JC CK FIFO iJUHP IF INTERRUPT ADD. ) ·cHEcK· 
OOA2 C2A5 143 CLR UBSO iSHIFT OUT UPPER BYTE 
OOM D2AF 144 SEU EA . iENABLE INTERRUPTS 
OOA6 0188 145 AJKP UPPER iSEND UPPER BYTE 
146 j 
147 ; 
148 +1 $EJECT 
LOC OBJ LINE SOURCE 29 
149 i•*******************************lllfllllfllffflfffffllllllllfll 
150 ;un• ***** 151 ilHH TRANSFEk: THIS SECTION CONTROLS THE IATA HHI 
152 itHH TRANSFER FROM THE FIFO TO THE PRINTER. 
***** 153 ;11111 Hiii 
154 i*************************************************************** 156 
OOAB 20A2FD 157 CKFIFO: JB ORDY1$ iWAIT FOR FIFO READY 
OOAB C2A4 158 CLR LBSO iSHIFT-OUT LOWER BYTE 
OOAD F2 159 HOVX @R01A iGENERATE ·nATA STROBE. CWR PULSE> 
OOAE D2A4 160 NEXT: SETII LBSO iDISABLE LOWEk BYTE 
OOBO C2A5 161 CLR UBSO iSHIFT-OUT UPPER BYTE 
OOB2 301'4FD 162 JNB ACKNL61$ iNAIT FOR .ACKNOWLEDGE. 
OOB5 20B4FD 163 JB ACKNL61$ 
OOBB F2 164 UPPER: HOVX @r<01A ;·DATA STROBE. FOk UPPER BYTE 
0089 D2A5 165 CHECK: SETB UBSO iDISABLE UPPER BYTE 
OOBll 20A2EA 166 JB ORDY1CKFIFO iIF FIFO NOT READY 60 TO CKFIFO 
OOBE C2A4 167 CLR LBSO iSHIFT-OUT LOWER BYTE 
OOCO 30B4FD 168 JNB ACKNLG1$ iWAIT FOk .ACKNOWLEDGE. 
OOC3 20B4FD 169 JB ACKNL61$ 
OOC6 F2 170 HOVX @k01A ;·DATA STkOBE. FOR LOWER BYTE 
OOC7 OlAE 171 AJHP NEXT iSEND NEXT BYTE 
173 i 
174 jllllllllll**************'*****'****'*************************** 
175 j **'** ***** 
176 ;11111 SEL6EN: THIS SUBROUTINE ·sELEcrs· THE PRINTER ***** 
177 iHHI AND THEN ENABLES TH£ •FAULT• INTERRUPT, ***** 
178 ;11111 
***** 179 i****************'******************************•*************** 
181 
OOC9 759011 182 SELGEN: MOV P11111H iOUTPUT SELECT REQUEST 
OOCC F2 183 HOVX @k01A iGENERATE ·nATA STkOBE. 
OOCD 85FF8B 184 HOV Tll10FFH iLOAD TIMER 1 FOR 75HSEC 
OODO BSOBBD 185 HOV TH110BH ; 
OOD3 D2AB 186 SETB EH iENABLE TIHRE 1 INTERRUPT 
OOD5 D2AF 187 SETII EA iENABLE INTERRUPTS 
OOD7 D28E 188 SETB TRl iSTART TIHER 1 
OOD9 20111FD 189 JB SELECT1$ iWAIT FOk ·sELEcr· 
OODC C2AF 190 CLR EA iDISABLE INTERRUPTS 
OODE C2AB 191 CLR EH iDISABLE TIHEF< 
OOEO C28E 192 CLR TRl iSTOP TIMER 
OOE2 7590FF 193 MOV Pl1tOFFH iSET PORT 1 AS INPUT 
OOE5 D2AA 194 SETB EX1 iENABLE INTl INTERRUPT <·FAULT.> 
OOE7 22 195 RET 
197 
198 END 
ASSEMBLY COHPLETE1 NO ERRORS FOUND 
TABLE 2 
30 
ASCII CGJVERSION CHARr 
NIBBLE FRCM HEX ASCII 
FIFO EQUIVALENT m:TIVALENT 
0000 0 00110000 {30H) 
0001 1 00110001 (31H) 
0010 2 00110010 (32H) 
0011 3 00110011 {33H) 
0100 4 00110100 {34H) 
0101 5 00110101 {35H) 
0110 6 00110110 {36H) 
0111 7 00110111 (37H) 
1000 8 00111000 {38H) 
1001 9 00111001 {39H) 
1010 A 01000001 (41H) 
1011 B 01000010 (42H) 
1100 c 01000011 {43H) 
1101 D 01000100 (44H) 
1110 E 01000101 {45H) 






SAVE LOWER BYTE 
FLA.CE I.a\IER 
NTBBT .E rnT0 
ACCUMUIATOR 




ADD 40HEX AND 
CARRY 'ID 
ACCUMUIATOR CONTENTS 
TRANSFER DEX:IMAL ADJUST 
CONVERTED ACCUMUIA'IDR 











































SCI Uk CE 
i*************lllllllllflllll********lllllllllfllfllllllllllllll 
i***** ***** 
;11111 NI~aLE SAVE: THis sueRouTINE 11111 
illlll RECEIVES BYTES FRO" THE Flf01 CONVERTS THE 11111 
itllll NIBBLES TD HEX/ASCII EOUIYftLENT1 ftND SftVES 11111 
illlll THE CORRESPONDING BYTE IN INTERNAL RAH 11111 





EXIT VALUES: Rl = ADDRESS OF LftST DftTA IN 






Nllf: HOV R71I01H 
HOV R11130H 
NXTNIB: JB OT<IIY1DONE 
iUPf'ER OR LOWEf< BYTE STATUS FLAG 
iINTIALIZE ADDRESS LOCATION 

































iSHIFT OUT LOWEf< BYTE 
iSAVE LOWER BYTE IN R4 
iSTATUS INCREMENTED 
iCLEAR UPPER NIBBLE 
iAIJD 90HEX TO NIBBLE 
iADD 40HEX TO ADJUSTED BYTE 
iSAVE ASCII CONVERTEll VALUE 
iINCREHENT ADDRESS 
i 
iCONVERT UPPER NIBBLE 
DJNZ R71ADDCK iJUHP IF UPPER BYTE COMPLETED 
CLR UBSO iSHIFT OUT UPPEk BYTE 
KOV R41P1 iSAVE UPPER BYTE IN R4 
SETB UBSO 
INC R7 iSTATUS=l 
AJHP CONV iCONVERT UPPER BYTE 
CJNE R11IBOH1HXTNIB iJUttP IF ADDRESS < BOHEX 
RET 
Test System 
'lb test the proposed system, a circuit is connected to 
a M - 200 Data Products matrix printer (13) and an Intel 
In-Circuit Emulator (ICE51) is used to control and rronitor 
program execution (14, 15, 16, 17). A detailed schematic 
33 
of the test circuit can be found in Appendix A. FlONcharts 
and program listing for the test code can be found in Appendix 
B. 
Hardware switches are used to vary the 16-bit data to be 
shifted into the FIFO. The FIFO reset and shift-in control is 
acccrnplished using m::nentary push button switches . Likewise, 
the 8051 is reset with a m:nentary push button switch. The 
8051 resets and initializes the pri.J?.ter and then awaits an 
execution request thru an interrupt (I:NTt;Zj) generated by another 
push button switch. While the 8051 waits for an execution 
request, data is manually shifted into the FIFO. The first 
word shifted into the FIFO should contain a coded ccmnand 
in the lower byte and desired mmlber of repetitions for 













Direct byte transfer 
f ran FIFO to printer 
Save the next 80 FIFO 
bytes in RAM. Then 
transfer desired repe-
titions. 
Convert the next 80 
nibbles (40 bytes) into 
their Hex/ASCII equiva-
lents. Store the con-
version in RAM. Then 
transfer desired repe-
titions. 
Generate a test pattern 
(59 characters, "SP" -
"Z"). Save in RAM. 
Transfer to printer 
·desired repetitions. 
One transfer occurs when the upper byte contains 0 OH. For an 
l.IDdefined carcmand (OOH, 04H - FFH) the data in the FIFO is 
transferred directly to the printer. Once ccmnand execution 
is canpleted, the 8051 awaits another execution request. The 
"fault" interrupt (INTl) is only enabled during data transfer 
and the "execute" interrupt (IN!'¢) is only enabled when the 
printer has been reset and no carmand execution is in progress. 
A total of 20,480 characters nay be printed when the repetition 
m:nrber is set at FFH. Intelligible words and sentences can 
be constructed using the OlH ccmnand. For the test system, 
the maximum data transfer rate to the printer occurs when there 
are 0 repetitions of the OllI ccrrrnand. This is probably the 
nore practical application of the proJ;XJsed system. 
Performance 
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Maximum specified transfer rate of data to the 
M - 200 printer is 75 Kbytes/sec. (13). This 
transfer rate is achieved by the test circuitry 
when data are transferred directly from the FIFO to 
the printer. Photo 1 shows a logic analyzer trace 
of such a transfer. Once the first byte has been 
set up and transferred, then the 75 Kbytes/sec. 
rate is calculated as follows: 
12 bytes 
Transfer Rate = 
(lJlsec/clock)" (20clocks/div.) (8div.) 
= 7 5 KBytes/sec. 
The data strobe and acknowledge timing are shown 
in Photo 2. The following values are determined 
from the trace. 
Data Strobe pulse = 500 nsec. 
Acknowledge pulse = 3.5 microsec. 
Acknowledge delay = 6.0 microsec. 
Data Set up Time 5.0 microsec. 
Data Hold Time = 2.0 microsec. 
36 
Each of these values is within specification (13). 
Timing for data transfer from 8051 internal RAM 
to the printer is shown in Photo 3 and Photo 4. 
When Busy goes inactive, the printer buffer (132 
bytes) is filled. Then Busy goes active again 
during printing. The data transfer rate is calcu-
lated as follows: 
132 bytes 
Transfer Rate = 
(20psec./clock) (20clocks/div.) (5.8 div.) 
= 56.9 KBytes/sec. 
Photo 5 shows the Input Prime pulse generated 
by the 8051 internal timer (TO). A 40 millisec 
pulse is desired and is verified as follows: 
Input Prime = (250)lsec./clock) (20clocks/div.) (8div.) 
Pulse Width 
= 40 millisec. 
The previously discussed test results are valid 
when In-Circuit Emulation (ICE51) is used with a 10 
MHz clock. To further test the system an EPROM 
version (C8751-8) of the 8051 is used with the test 
circuitry (18, 19). Since this part is limited to 
8 MHz operation, the 10 MHz oscillator is replaced 
with a 7.3728 MHz oscillator. The previously used 
code for capturing the "acknowledge" pulse is 
modified to insure proper handshaking. This is 
accomplished by allowing the pulse to increment 
internal TimerO. TimerO is used in mode 2 as an 
8-bit counter with automatic reload. The counter 
is initialized to all ones (FFHex) so that the 
first occurence of "acknowledge" will cause the 
counter to overflow, setting the TimerO overflow 
flag (TFO). When overflow occurs, the counter is 
automaticly reloaded to the contents of THO, 
37 
(FFHex). Therefore, by clearing TFO after an over-
flow detection (i. e. "acknowledge" received), the 
next occurence of "acknowledge" will once again 
set THO. The code for this algorithm can be found 
in Appendix B. With this version of code, the 
C8751-8 system has reliable operation when used 
with an oscillator that is greater than 5 MHz and 
less than 8 MHz. If less than 5 MHz is used, then 
"data strobe" (RD) is no longer within specification 


















Photo 1. FIFO To Printer Transfer 
(1 MHz Clock, 20 Clocks/Div.) 
Photo 2. FIFO To Printer Transfer 



















Photo 3. 8051 RAM To Printer Transfer 
(50 KHz Clock, 20 Clocks/Div.) 
Photo 4. 8051 RAM To Printer Transfer 












Photo 5. Input Prime Timing 
(4 KHz Clock, 20 Clocks/Div.) 
V. CONCLUSION 
A demonstration of the 8051 microcontroller 
was accomplished. Its features and capabilities 
exceed those of the 8048. Additional memory, bit 
orientated instructions, faster execution, ad-
ditional I/O ports, counters and interrupts are some 
more noteworthy features. The 8051 has a virtually 
limitless application specturm. Its performance 
as a FIFO/Centronics controller was found to be 
quite acceptable. Even though some of its capa-
bilities were not utilized in this application, 
fast execution time makes the 8051 more suitable 
than the 8048 if maximum data transfer rate is 
desired. This efficient code execution is achieved 
through use of the bit orientated instructions and 
the high speed oscillator. Since the tested appli-
cation did not adequately evaluate the performance 
capabilities of the FIFO data transfer at the 16-
bit data bus, this evaluation is open to future 
study. Also, performance of the 10 MHz EPROM 
version (C8751) of the 8051 may be studied. 
APPENDIX A 















































































































































































































































































































































































































































































































































































































AND SAVE IN R2 
SHIFT OUT 
UPPER BYTE 
















































SHIFT OUT LOWER 




SHIFT OUT UPPER 














































































ISIS-II MCS-51 MACRO ASSEMBLER Vl.O 
OBJECT MODULE PLACED IN :f~:TkON2.HEX 



























































TITLE: 8051 FIFO/CENTRONICS CONTROL <TEST) 
DATE: SPRING SEMESTER 1983 
PROJECT: EEL 6918 <GRADUATE RESEARCH> 







***** jtHH HHI 
1•****************'********************************************* jtlfllflflllflfllllllllllllllllMlllllllMllllllllllMlllllllllllll 

















iBUSY FROM PRINTER CLOW TRUE> 
iPAPEk EMPTY CLOW TRUE> 
ifIFO OUTPUT READY CLOW TRUE) 
iFIFO UPPER BYTE OUTPUT READY CLOW TRUE) 
iSELECT FROH PRINTER <LOW TRUE) 
iEXECUTE REQUEST CLOW TRUE> 
iFAULT FROH PRINTER CLOW TRUE) 
iACKNOWLEDGE FT<OH PRINTEk <HIGH TRUE> 
OUTPUT PIN DECLARATIONS 
LBSO 
UBSO 










iLOWER BYTE SHIFT OUT CLOW TRUE) 
iUPPER BYTE SHIFT OUT CLOW TRUE) 
iINPUT PRIHE TO PRINTER CLOW TRUE) 
iDATA STROBE TO PRINTER <LON TRUE) 
JS i 
36 +1 tEJECT 
55 




***** 40 iHHI INTERRUPT SEVICE ROUTINES llHI 
41 ;11111 




0000 46 01'<6 OOH 
0000 0143 47 AJMP INIT iGO TO INIT AT RESET 
48 i 
49 ; 
50 itHH INTO INTERRUPT SERVICE ROUTINE 111111111111111111 
51 
0003 52 ORG 03H iEXECUTE INTEkkUPT ROUTINE 
0003 C2AF 53 CLR EA iDISABLE INTERRUPTS 
0005 C2AB 54 ClR EXO iDISABLE EXTEkNAL INTERRUPT 0 
0007 0171 55 AJHP CONT iCONTINUE 
56 
57 ; 
58 iHIH TIMER 0 INTERRUPT SERVICE ROUTINE *************** 
59 
00011 60 ORG OBH i40"SEC TIMEk ROUTINE 
OOOB C2AF 61 CLR EA - iDISABLE INTERRUPTS 
00011 C2A9 62 CLR ETO iDISABLE TIMER 0 INTERkUPT 
OOOF C28C 63 CLR TRO iDISABLE TIMER 0 
0011 015E 64 AJMP EXEC il.JAIT FOk EXECUTE REUUEST 
65 
66 j 
67 jHHI INT1 INTERkUPT SERVICE ROUTINE ****************** 
68 
0013 69 ORG 13H ;·FAULT. INTEkkUPT ROUTINE 
0013 C2AF 70 CLR EA iDISABLE INTERRUPTS 
0015 2100 71 AJMP INTkET iGO TO INTkET 
72 
73 ; 
74 iHHI TittEk 1 INTERRUPT SEkVICE ROUTINE *************** 
75 
OOlB 76 ORG 1BH i75"SEC TIHEk ROUTINE 
001B C2AF 77 CLR EA iDISABLE INTERRUPTS 
001D C2All 78 CLR Ell iDISABLE TIHER 1 INTERRUPT 
001F C28E 79 CLR TR1 iDISABLE TIMER 1 
0021 0171 80 AJHf' corn iCONTINUE 
81 
82 j 
83 +1 SEJECT 
56 
LDC OBJ LINE SOURCE 
84 ;111111111111111111111111111111111111111111111111111111111111111 
85 illlll HHI 
86 jHHI INITIALIZATION: THIS ROUTINE SETS UP 1/0 llHI 
87 ilHH PORTS1 AWAITS EXECUTION REGUEST1 AND RESETS 
***** BB jHlll THE PRINTER. HUI 
89 jHHI 
***** 90 ;111111111111111111111111111111111111111111111111111111111111111 
91 
92 
0043 93 ORG 43H 
0043 74FF 94 INIT: HOV A1IOFFH iSET UP I/O PORTS 
0045 f590 95 HOV PltA 
0047 F5AO 96 "ov P21A 
0049 FSBO 97 HOV P31A 
004B 758911 98 HOV TM01hl11H iTIHERS 0 & 1 SET AT 16-BITS 
004E C2BO 99 CLR I NP RI iSET .INPUT PRIME. 
0050 75BAC9 100 HDV TL0110C9H HUTH 40"SEC IN TIMER 0 
0053 75BC7D 101 KOV TH01107DH 
0056 D2A9 102 SETlf ETO iENABLE TIMER 0 INTERRUPT 
0058 D2AF 103 SETB EA iENABLE INTERRUPTS 
005A D2BC 104 SEU TRO iSTAkT TIMEk 0 
005C BOFE 105 SJHP • iNAIT FOR TIMEOUT OOSE D2110 106 EXEC: SEHi INPkI iRE~OVE .INPUT Pkittt• 
0060 758107 107 HOV SP1107H iRESET STACK POINTER 
0063 90006B 108 HOV DPTR1lkET1 iSET UP NEW INTEkkUPT RETURN 
0066 C082 109 PUSH DPL 
0068 C083 110 PUSH DPH 
006A 32 111 RETI iRETURN FROH INTERRUPT 
006B D2AB 112 REH: SEHi EXO iENABLE EXECUTE INTkRUPT 
006D D2AF 113 SETB EA iENABLE INTERRUPTS 
006F BOFE 114 SJKP $ iNAIT FOf< EXECUTE REUUEST 
0071 758107 115 CONT: MOV SP1107H iRESET STACK POINTER 
0074 900071: 116 MOV DPTk11RET2 iSET UP NEW INTEkRUf'T RETURN 
0077 C082 117 PUSH DPL 
0079 COBJ 118 PUSH DPH 
007B 32 119 RETI 
007C 312D 120 RET2: ACALL SEL6EN iGENEkATE ·sELEcr· 
007E D2AF 121 SETB EA iENABLE INTERRUPTS 
0080 0182 122 AJKP CHD iGO TO COPIMAND DECODE 
123 
124 I I 










































































;11111 COMMAND DECODE: THIS ROUTINE REHOYES ONE 11111 
illlll 16-&IT WORD FROM THE FIF01 DECODES THE LOWER 11111 
illlll BYTE FOR DESIRED CO"HAND (01HEx- BYTE TRANS- 11111 
;11111 FERI 02HEx- NIBBLE TR~NSFERI OR 03HEx- TEST 11111 
illlll 6ENER~TION)1 THEN THE UPPER BYTE CONTAINS 11111 
illlll THE NUMBER OF REPETITIONS FOR TR~NFERS. 11111 
iHIH HUI 
i*************************************************************** 















iNAIT FOR FIFO READY 
iSHIFT OUT LOWER BYTE 
iSAVE LOWEk BYTE IN R2 
iS~IFT OUT UPPER BYTE 
iSAVE UPPER BYTE IN R3 
iJMP IF NOT BYTE TI<ANSFEk 
iJUffP IF REPEATED TRANSFER 
iCALL BYTE TkANSFER SUBROUTINE 
iCALL BYTE SAVE SUBROUTINE 
iCALL TRANSFER RAM SUBROUTINE 
NIBCK: CJNE R21102H1TESTCK iJUHP IF NOT Nlll!ILE TRANSFER 
ACALL NIB iCALL NIBBLE TRANSFER SUBROUTINE 
ACALL TRAH iCALL ll<ANSFER HAH SUBROUTINE 
AJ"P STOP 
TESTCK: CJNE R211-03H1NOCHD iJU"P IN NOT TEST REQUEST 
ACALL TEST iCALL TEST GENERATION SUBkOUTINE 
ACALL TRAH iCALL TRANSFER RAH SUBROUTINE 
AJ"P STOP 
NOCHD: ACALL BYTE 
STOP: AJHP RET1 
$EJECT 
iIF INVALID CDffHAND1 TRANSFER BYTES 
iSO WAIT FOR NEXT COHHAND 
LOC OBJ LINE SOURCE 58 
169 DRG !OOH 
170 . I 
171 jlHll CHECK FIFO STATUS FOk .FAULT. INTERRUPT HHlfHH 
172 
0100 DOB3 173 INTJ<ET: POP DPH iRErfOVE ADDRESS WHERE INTERRUPT OCCURED 
0102 D082 174 POP DPL iLOWER BYTE OF ADDRESS IN DPL 
0104 ACB2 175 HOV R41Df'L iSAVE LONEk BYTE IN R4 
0106 AD83 176 HOV R51DPH iSAVE UPPER BYTE IN RS 
0108 900110 177 HOV DPTR11RH3 iSET UP NEW INTERRUPT RETURN 
OlOB C082 178 PUSH DPL 
OlOD COB3 179 PUSH DPH 
010F 32 180 RETI 
0110 BD0202 181 RET3: CJNE R51102H1BI iJUHP IF INTERRUPTED IN BYTE SUB. 
0113 4123 182 AJMP IRAH iGO TO TRAH SUBROUTINE 
0115 90016E 183 BI: tfOV DPH<1INEXT iFIND WHERE INTERRUPT OCCURED 
0118 E582 184 HOV A1DPL 
011A CJ 185 CLR c 
0118 9C 186 SUBB A1R4 iCOHPARE .NEXT. ADD. TO INTERRUPT ADD. 
011C 5048 187 JNC BYTE iJUHP IF INTERRUPT ADD. =< .NEXT. 
011E 900179 188 HOV DPTR1ICHECK 
0121 ESB2 189 KOV A1DPL 
0123 C3 190 CLR c 
0124 9C 191 SUBB A1R4 iCOrfPARE ·cHEcK· ADD. TO INTEkkUPT ADIJ. 
0125 403F 192 JC BYTE iJUHP IF INTERRUPT ADD. ) ·cHEcK· 
0127 C2A5 193 CLR UBSO iSHIFT OUT UPf'Ek BYTE 
0129 D2AF 194 SETB EA iENABLE INTERRUPTS 
012B 2178 195 AJHP UPPER iSEND UPPEk BYTE 
196 ; 
197 illllllflfllWlfllflfWllllfllfWlflllllfllllfllflllfllllllllllflllflflflfflfllllf 
198 jHHI Hiii 
199 jHHI SELGEN: THIS SUBROUTINE ·sELEcrs· THE PRINTER 
***** 200 iHIH AND THEN EN~BLES THE •FAULT• INTERRUPT. 
***** 201 jHIH 
***'* 202 illllflllllfllllllllllllfllflllfllllflllllllllllfllflllflllllllllllllllll 
203 j 
0120 759011 204 SELGEN: HOV P1'111H iOUTPUT SELECT REQUEST 
0130 F2 205 KOVX @r<01A iGENEkATE .DATA STROBE. 
0131 85FF8B 206 HOV TL110FFH iLOAD TIHER 1 FOR 75KSEC 
0134 85011BD 207 "ov TH110BH j 
0137 D2AB 208 SETB Ell iENABLE TIMRE 1 INTERRUPT 
0139 D2AF 209 SETll EA iEHAllLE INTERRUPTS 
0138 D28E 210 SETB TRl iSTART TIMER 1 
013D 20B1FD 211 JB SELECT1$ iNAIT FOR ·sELEcr· 
0140 C2AF 212 CLR EA iDISABLE INTERRUPTS 
0142 C2All 213 CLR Ell iDISABLE TIHEk 
0144 C28E 214 CLR TR1 iSTOP TIMER 
0146 7590FF 215 KOV Pl1IOFFH iSET PORT 1 AS INPUT 
0149 D2AA 216 SETB EX1 iENABLE INT1 INTERRUPT c·FAULT·> 
0148 22 217 RET 























































































;11111 BYTE SAVE: THIS SUBROUTINE TRANSFERS 80 BYTES 11111 
;11111 FROM THE FIFO TO INTERNAL RAH LOCATIONS 30HEX 11111 
illlll THRU 79HEX. 11111 
iHIH 
***** iHlll EXIT VALUES: Rl = fIN"L ADDRESS OF STORE! 11111 




BSAVE: HOV Rl1130H 
JB ORIIY1Etlf'H 









iSET STARTING RAH ADDRESS TO 30HEX 
iJUMf' IF FIFO Etlf'TY 
iSHIFT OUT LOWER BYTE 
iSAVE LONEk BYTE IN INTERNAL RAH 
; 
iINCREKENT ADDRESS 
iSHIFT OUT UPPER BYTE 
iSAVE UPPEk BYTE IN INTERNAL RAH 
iINCREMEHT ADDkESS 
CJNE R11IBOH1LBYTE 
iJUHP IF FIFO EMPTY 





jHIH BYTE TRANSFER: THIS SUBROUTINE TRANSFERS BYTES IHH 
illlll DIRECTLY FROM THE FIFO TO THE PRINTER UNTIL 11111 
j HUI THE FIFO IS EHP TY I ***** 
;11111 11111 
illllllllllllfllllllllllllllllffllllllfllllllfllllllllllllllllll 








UPPER: "O\IX @f<01A 











iWAIT FOR FIFO READY 
iSHIFT-OUT LONER BYTE 
JGENERATE .DATA STROBE. <NR PULSE> 
iDISABLE LOWER BYTE 
iSHIFT-OUT UPPER BYTE 
iWAIT FOk .ACKNOWLEDGE. 
;·DATA STROBE. FOR UP~Ek BYTE 
iDISABLE UPPER BYTE 
iIF FIFO NOT READY GO TO CKFIFO 
iSHIFT-OUT LOWER BYTE 
iNAIT FOR .ACKNOWLEIIGE. 
j 
;·DATA STROBE. FOk LOWER BYTE 
iSEND NEXT BYTE 
iDISABLE INTERkUPTS 
60 
LOC OBJ LINE SOURCE 
271 il*l*lllllllllllllllllllllllllllllllllllllllllllllllllllllllllll 
272 ;11111 IHH 
273 ;11111 HIBBLE SAVE: THIS SUBROUTINE HHI 
274 ;11111 RECEIVES BYTES FROM THE flf01 CONVERTS THE HIH 
275 ;11111 NIBBLES TO HEX/ASCII EOUIVALENT1 AND SAVES 
***** 276 iHHI THE CORRESPONDING BYTE IN INTERNAL RAH 
***** 2n ;11111 (LOCATIONS JOHEX TO 79HEX), ***** 
278 ;11111 
***** 279 iHHI EXIT VALUES: Rl = AIDRESS DF LAST DATA IN 
***** 280 ;11111 IN INTERNAL RAH TO BE 
***** 281 ;11111 TRANSFERRED. HHI 
282 ;11111 
***** 283 ;111111111111111111111111111111111111111111111111111111111111111 
284 
OlBC 7F01 285 NIB: tfOV R71101H iUPf'ER OR LONER BYTE STATUS FLAG 
018E 7930 286 HOV R11130H iINTIALIZE ADDRESS LOCATION 
0190 20A22D 287 NXTNiln JB ORIJY1DONE iJUHP IF FIFO EMPTY 
0193 1F 288 DEC R7 iSTATUS=O 
0194 C2A4 289 CLR LBSO iSHIFT OUT LONEk BYTE 
0196 AC90 290 HOV R41Pl iSAVE LOWER BYTE IN R4 
0198 D2A4 291 SETlJ LBSO 
019A OF 292 CONV: INC R7 iSTATUS INCREMENTED 
019B EC 293 MOV A1R4 
019C 540F 294 ANL A1IOFH iCLEAR UPPER NIBBLE 
019E 2490 295 ADii A1190.H iADD 90HEX TO NIBBLE 
OlAO D4 296 DA A 
01A1 3440 297 ADDC A1140H iADD 40HEX TO ADJUSTEII BYTE 
01A3 D4 298 DA A 
OlM F7 299 MDV @Rl1A iSAVE ASCII CONVERTED VALUE 
01A5 09 300 INC Rt iINCREHENT ADDRESS 
01A6 EC 301 MOV A1R4 ; 
01A7 C4 302 SWAP A iCONVERT UPPER NIBBLE 
OlAB 540F 303 ANL A1IOFH 
OlAA 2490 304 ADD A1190H 
OlAC D4 305 DA A 
OlAD 3440 306 ADDC A1140H 
OlAF D4 307 DA A 
0180 F7 308 tKlV !Rl1A 
01B1 09 309 INC Rl 
01B2 Df 09 310 DJNZ R71ADDCK iJUt1P If UPPER BYTE COMPLETED 
01B4 C2A5 311 CLR UBSO iSHIFT OUT UPPER BYTE 
0186 AC90 312 MOV R41Pl iSAVE UPPER BYTE IN R4 
01BB D2A5 313 SETll UBSO 
01BA OF 314 INC R7 iSTATUS=1 
01BB 219A 315 AJHP CONV iCOHVET<T UPPER BYTE 
01BD B980DO 316 ADDCK: CJNE R11IBOH1NXTNIB iJUttP IF ADDRESS < 80HEX 
01CO 22 317 DONE: RET 
318 J 















































































;11111 TRANSFER RAH: THIS SUBROUTINE TRANSFERS IATA 11111 
illlll FROH INTERNAL RAH (LOCATIONS 30HEX TO [RlJ) 11111 








ENTRY VALUES: Rl = ADDRESS OF TERMINATING 
LOCATION, 
R3 = NUMBER OF REPETITIONS 












































iSAVE TERHINATING ADDRESS 
iIN R7 
iENAllLE INTEkkUPTS 
iSET UP STARTING ADDRESS 
iCOHPARE TERHINATIING ADD. TO START ADD. 
iIF SAME1 JUHP TO ENDBS 
iOUTPUT RAH CONTENTS TO PRINTER 
i6ENERATE .DATA STkO~E· <MR> 
iINCREHENT ADDRESS 
iOUTPUT NEXT RAH CONTENTS TO PRINTER 
iNAIT FOk .ACKNOWLEDGE. FROrt PRINTER 
iCOrtPARE CURRENT ADD. TO TERrtINAT ADD 
iJUMP IF NOT EQUAL 
iRESET STARTING ADDRESS 
iDECREHENT REPETITION I 
iIF I NOT EOUAL 0 REPEAT TI<ANSFEk 
iIF = 0 60 TO ENDBS 
iEHABLE INTERkUPTS 
iLOAD ADDRESS INTO ACC. 
iDISABlE INTERRUPTS 
62 
LDC OBJ LINE SOURCE 
366 ;111111111111111111111111111111111111111111111111111111111111111 
367 jHHI 
***** 368 i***** TEST GENEkATION: THIS SUBROUTINE GENER~TES 
***** 369 iHIH 59 CHARACTERS TO BE PRINTED (20HEX TO 5AHEX) ***** 370 JHHI ftND S~VES THEM IN INTERN~L RAH (LOC~TIONS 30 HIH 
371 ;11111 HEx TO 6AHEx>. ***** 372 ;11111 HHI 
373 i**********************I**************************************** 
374 j 
375 . I 
02211 7930 376 TEST: HOV R11IJOH iSET STARTING ADDRESS 
022D 7D20 377 HOV RS1120H iSTARTING CHARACTER=20HEXC > 
022f 7ESA 378 "ov R6115AH iENDING CHARACTEk=5AHEX<Z> 
0231 ED 379 NXTST: HOV A1RS 
0232 F7 380 ttOV @kl1A iSAVE CHAkACTER AT CklJ 
0233 6E 381 XRL A1R6 iCOHPARE LAST CHARACTER TO ·z· 
0234 6004 382 JZ TEND iJUHP IF ·z· 
0236 09 383 INC Rl iINCREHENT CHARACTER 
0237 OD 384 INC R5 i60 TO NEXT CHARACTER 
0238 4131 385 AJHP NXTST iSAVE NEXT CHARACTER 
023A 79611 386 TEND: HOV R11l6BH iPLACE TEkHINATJNG ADDRESS INTO kl 


























;11111 BYTE TRANSFER: THIS SUBROUTINE TR~NSFERS BYTES ***** 
illlll DIRECTLY FROM THE flf0 TO THE PRINTER UNTIL 11111 i••••• THE FIFO IS EMPTY. *'*** 
;11111 ***** 
i**************llllllllllllllllllfllllllllllllllllflllllllllllll 









NEXT: SETB LBSO 
CLR UBSO 
JNB TF01$ 
UPPER: HOVX @R01A 
CLR TFO · 




iSET TIHEkO AS B-BIT COUNTEk 
iSET LOW BYTE COUNT TO FF 
iSET REUJAD VALUE TO FF 
iCLEAR OVERFLOW FLAG 
iENAllLE COUNTEk 
iENABLE INTERRUPTS 
iWAIT FOk FIFO READY 
iSHIFT-OUT LOWER BYTE 
iGENERATE .DATA STkO~E· <Nk PULSE) 
iDISABLE LOWER BYTE 
iSHIFT-OUT UPPEk BYTE 
iNAIT FOR .ACKNOWLEDGE. 
i .DATA STI<OllE. FOJ< UPPER BlTE 
iCLEAR OVERFLOW FLAG 
iDISABLE UPPER DYTE 
iIF FIFO NOT READY GO TO CKFIFO 
iS~IFT-DUT LOWER BYTE 
iWAIT FOR .ACKNOWLEDGE. 



































;11111 TRANSFER RAH: THIS SUBROUTINE TRANSFERS IATA 11111 
;11111 FROH INTERNAL RAH (LOCATIONS 30HEX TO CRll) IHH 












R3 = NUMBER OF REPETITIONS 



















HOV A1Rl . 
XRL A1R7 
JZ ENDBS 
REPT: "OU Pl1@Rl 












IRAH: SETll EA 
"ov A1R1 
AJHP INTk 
ENDBS: CLR EA 
RET 
iSAVE TEkHINATING AD"RESS 
iIN R7 
iSET TIHERO AS 8-BIT COUNTER 
iS£T LOM BYTE OF COUNTER TO FF 
iSET RELOAD VALUE TO FF 
iCLEAR OVERFLOW BIT 
iENABLE COUNTER 
iENABLE INTEkf<UPTS 
iSET UP STARTING ADDRESS 
iCOHPARE TERHINATIING ADD. TO START ADD. 
iIF SAHE1 JUHP TO ENDBS 
iOUTPUT RAH CONTENTS TO PRINTER 
iGENEkATE .DATA STROBE. <NR> 
ilNCREHENT ADDRESS 
iOUTPUT NEXT RAM CONTENTS TO Pf<INffi 
iWAIT FOR ·AcKNONLElJ6E. FROM PRINTER 
iCLEAR OVERFLOW FLAG 
iCOHPARE CURkENT ADD. TO TEkHINAT ADD 
iJUMP If NOT EQUAL 
iRESET STAkTING ADDRESS 
iDECREHENT REPETITION I 
iIF I NOT EQUAL 0 REPEAT Tl<ANSFEk 
iIF = 0 60 TO ENDBS 
iENABLE INTERRUPTS 
iLOAD ADDRESS INTO ACC. 
iDISABLE INTERRUPTS 
RAM TRANSFER ROUTINE FOR C8751-8 (5-8 MHz) 
APPENDIX C 
FIFO SPECIFICATION 
First-In First-Out(FIFO) 64X4 Serial Memory 
Monolithic Memories 67401 (11) 
The 67401 is an expandable high speed First-
In First-Out (FIFO) memory organized 64 words by 
4-bits. A lQ MHz data rate allows usage in high 
speed tape or disc controllers and communication 




















IR - Input Ready 
SI - Shift In 
MR - Master Reset 
SO - Shift Out 
OR - Output Ready 
67401 BLOCK DIAGRAM 
66 
NC 1 I Vee 
Input Ready 2 1 Shift Out 
Shift In 3 l Output Ready 
DO 4 1 00 
Dl 5 01 
Data In D2 6 02 Outputs 
D3 7 03 
GND 8 9 Master Reset 
67401 PIN CONFIGURATION 
Functional Description 
Data Input 
Data is entered into the FIFO on DO-D3 inputs. 
To enter data the Input Ready (IR) should be HIGH, 
indicating that the first location is ready to 
accept data. Data then present at the four inputs 
is entered into the first location when the Shift 
In (SI) is brought HIGH. A SI HIGH signal causes 
the IR to go low. Data remains at the first 
location until SI is brought LOW. When SI is 
brought LOW and the FIFO is not full, IR will go 
HIGH, indication that more room is available. 
Simultaneously, data will propagate to the second 
location and continue shifting until it reaches the 
output stage or a full location. If the memory is 
full, IR will remain LOW. 
67 
Data Transfer 
Once data is entered into the second cell, 
the transfer of any full cell to the adjacent empty 
cell is automatic, activated by an on-chip control. 
Thus data will stack up at the end of the device 
while empty locations will "bubble" to the front. 
The maximum time required for the first data to 
travel from input to the output of a previously 
empty device is 3 microseconds~ 
Data Output 
Data is read from the 00-03 outputs. When 
data is shifted to the output stage, Output Ready 
(OR) goes HIGH, indicating the presence of valid 
data. When the OR is HIGH, data may be shifted 
out by bringing the Shift Out (SO) HIGH. A HIGH 
signal at SO causes the OR to go LOW. Valid data 
is maintained while the SO is HIGH. When SO is 
brought LOW the upstream data, provided that stage 
has valid data, is shifted to the output stage. 
When new valid data is shifted to the output stage, 
OR goes HIGH. If the FIFO is empt,ied, OR stays 
LOW, and 00-03 remains as before (i. e. data does 
not change if FIFO is empty) • 
68 
Input Ready and Output Ready may also be 
used as status signals indicating that the FIFO 
is completely full (IR stays LOW for at least 
3 microsec.) or completely empty (OR stays LOW 




SYMBOL PARAMETER MIN MAX UNIT 
f i Shift in rate 10 MHz 
Tl Shift in HIGH time 35 ns 
T2 Shift in LOW time 35 ns 
T3 Shift in to input ready LOW 45 ns 
T4 Shift in to input ready HIGH 45 ns 
TS Input data set up 5 ns 
T6 Input data hold time 45 ns 
f o Shift Out rate 10 MHz 
T7 Shift Out HIGH time 35 ns 
TB Shift Out LOW time 35 ns 
T9 Shift Out to Output Ready LOW 55 ns 
TlO Shift Out to Output Ready HIGH 55 ns 
.Tll Output data delay 10 55 ns 
Tl2 Data throughput time 3 )lS 
Tl3 Master Reset pulse · 35 ns 
Tl4 Master Reset to OR LOW 60 ns 
Tl5 Master Reset to IR HIGH 60 ns 
Tl6 Master Reset to SI 35 ns 
Tl7 Input Ready pulse HIGH 20 ns 























































































































































































































































































































































































CENTRONICS - COMPATIBLE INTERFACE SPECIFICATION 
CENTRONICS - COMPATIBLE INTERFACE (13) 
A Centronics - Compatible Interface option 
is available on the Data products M - 200 matrix 
printer. The option is configured to be electric-
ally and mechanically compatible with printer 
controllers designed for the Centronics lOlA 
printer. 
ASCII codes are received in bit parallel 
format and data transfer between the user and 
printer is on a strobe/acknowledge format. This 
allows the user to control the data transfer rate 
at a maximum of 75 kilobytes per second. 
The Centronics interface is designed to 
accommodate data transmission over 49 feet maximum. 
Signals between the user and printer should be 
transmitted over twisted pair wires. Recommended 









A logic "l" must be greater than +2.4VDC and less 
than +5.0VDC. A logic "O" must be greater than 
O.OVDC and less than +0.4VDC. 
An adaptor is used to provide mechanical corn-
patibility with the Centronics-type 36pin connector. 
The connector is Amphenol part number 57-40360. 
The mating connector is Amphenol part number 57-
30360. 
The interface lines between the printer and 
user, along with the corresponding pin assignments, 
are listed below. 
SIGNAL PIN SIGNAL PIN 
DATASTROBE 1 AC KN LG 10 
DATASTROBE RTN 19 ACKNLG RTN 28 
DAT Al 2 BUSY 11 
DATAl RTN 20 BUSY RTN 29 
DATA2 3 PE 12 
DATA2 RTN 21 
DATA3 4 SELECT 13 
DATA3 RTN 22 
DATA4 5 OSCXT 15 
DATA4 RTN 23 
DATA5 6 INPUT PRIME 31 
DATA5 RTN 24 INPUT PRIME RTN 30 
DATA6 7 FAULT 32 


















A printer generated signal which 
indicates that the printer has been 
selected. Before the printer can 
receive print or format data, it 
must be selected. The printer can 
be selected by depressing the ON-
LINE switch, or by receiving a hex 
(11) via the data bus. When the 
printer has been selected an acknow-
ledge pulse will be transmitted to 
the user after the Busy signal goes 
inactive. The printer can be de-
selected by again depressing the ON-
LINE switch or by receiving a hex (13) 
via the data bus. Select is active 
in the logic "l" state. 




acknowledges that the printer has 
received a data word. If the data 
word produces a busy condition the 
acknowledge signal will not be 
generated until the busy condition 
is reset. Acknowledge is active 
in the logic "O" state. 
78 
A user generated signal which 
defines when information on the data 
lines is stable and may be stored 
in the printer buffer. Data Strobe 
is active in the logic "O" state. 
A printer generated signal that 
indicates the printer is unable to 
receive print or format data. 
Busy is active in the logic "l" 
state. 
A user generated signal that will 
clear the printer buffer and initial-
izes the interface logic. The Input 
Prime signal is asynchronous to 







in the logic "O" state. 
A printer generated signal indi-
eating that one of the following 
faults has occurred: 
(a) Printer is Out-0£-Paper. 
(b) Shuttle is not moving. 
(c) Printer is deselected. 
Fault is active in the logic "O" 
state. 
A printer generated signal that 
transmits a 100 KHz square wave 
to the user. 
A printer generated signal that in-
dicates the printer is Out-Of-Paper. 
Paper Empty is active in the logic 
"l" state. 
When power is applied to the printer, all inter-
face signals, except for "Busy", are set to their 
inactive state. The Busy signal is set active to 
indicate that the printer is unable to receive data. 
80 
When the auto line feed option is installed, 
the printer buffer is completely filled (132 stan-
dard character load or 219 condensed character 
load). Then the printer will automatically terminate 
the load, initiate the print cycle, and advance the 
form one line. 
When the auto line feed option is not in-
stalled, the printer will not terminate automati-
cally on either the 132nd or 220th character, but 
will continue to handshake until terminated by 
either a LF (OA Hex) or any vertical format command. 
Standard or condensed characters received after the 
132nd or 219 characters respectively will be dis-
regarded. 
The interface handshaking signals operate in 
a pulse mode. Once the printer has been selected 
and there is no busy condition, the pulsed hand-
shaking will operate as follows: 
(a) The user will transmit a data strobe to the 
printer. 
(b) The printer ~enses the active data strobe, 
and stores the data word into memory. 
(c) For handshaking without a busy condition, the 
printer then senses the inactive data strobe, waits 
during the acknowledge delay, and then issues an 
acknowledge pulse. 
For handshaking . with a busy condition, the busy 
signal will go active until the condition is reset, 
then the printer will issue an acknowledge pulse 
after the busy signal goes inactive. 
(d) The user then senses the active acknowledge 
pulse, and can then transmit another data strobe 
to the printer. 
Timing diagrams and restrictions are shown 
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